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This paper aims to address the DC oﬀset rejection problem in grid synchronization algorithm. A simple approach
to estimate the unknown grid frequency in the presence of DC oﬀset is proposed for this purpose. Some of the
existing techniques available in the literature use either low-pass ﬁlter or an additional integrator to eliminate
the DC oﬀset. Both approaches require an additional parameter to tune. However, tuning the additional parameter is not straightforward. Moreover, tuning the overall system can be complicated due to the presence of DC
oﬀset rejection part. The proposed approach does not require any additional parameter to tune. By considering
the orthogonal signal instead of the DC oﬀset as an additional state, the proposed technique can eﬃciently
estimate the unknown frequency of the grid. Application to both single and three-phase grids are provided.
Comparative experimental results with DC oﬀset rejection capable second-order generalized integrator (SOGI)
phase-locked loop (PLL) (SOGI-PLL) demonstrate the eﬀectiveness and suitability of the proposed technique.

1. Introduction

DC oﬀset. Firstly, DC oﬀset can be introduced due to current transformation saturation [45]. Secondly, signal conversion process (analog to
digital) can also introduce DC oﬀset [43]. Since DC oﬀset will introduce
steady-state ripple, proper care needs to be taken to eliminate the eﬀect
of DC oﬀset.
Many successful attempts have been made so far on adding DC oﬀset
rejection capability to grid synchronization techniques. Some of the
commonly used approaches are: frequency adaptive pre-loop ﬁltering
[46–48], low-pass ﬁltering [27,43], delayed signal cancellation (DSC)
operator [49], additional integrator-based DC oﬀset estimation [50,51],
to name a few. Many of these techniques increase the overall system
order by at least two and/or has large memory requirements. This increase the computational complexity of the overall closed-loop system.
Moreover, parameter tuning can also be complicated. Out of the various
techniques, low-pass ﬁltering [27,43] and additional integrator-based
DC oﬀset estimation [50] are two of the simplest technique available in
the literature. Both techniques are ﬁrst-order approach and has only
one additional parameter to tune w.r.t. the standard approach i.e.
without DC oﬀset. However, tuning of the additional parameter is not
straightforward.

Many applications in power electronics, machine and drives (PEMD)
area require accurate information of the grid voltage signal. Some of the
application examples are: grid-connected converter [1–14], active
power ﬁlter [15], dynamic voltage restorer [16,17], electric vehicle onboard charger [18], motor drive as smart load [19], to name a few.
These applications require fast and accurate estimation of single and
three-phase grid voltage parameters.
Existing literature on the accurate estimation of grid voltage parameter is huge and covers a wide variety of techniques. Some of the most
popular techniques are: Kalman ﬁlter [20,21], discrete Fourier transform (DFT) [22,23], linear and nonlinear regression [21,24], adaptive
notch ﬁlter (ANF) [25,26], second order generalized integrator (SOGI)
[27–33], Luenberger observer [34–36], open-loop techniques [37,38],
phase-locked loop [39–44], to name a few.
DC oﬀset presents a signiﬁcant challenge for many of the techniques
mentioned so far as they do not consider the presence of DC oﬀset
explicitly. As such, the presence of DC oﬀset will give rise to steadystate ripple in the estimated parameters. There are two main sources of
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Fig. 1. Basic overview of orthogonal signal generatorbased single-phase PLL.

there are plenty of techniques available in the literature to estimate ω
and θ. However, the presence of DC oﬀset limits the applications of
many of those techniques. In this Section, two simple techniques will be
summarized that add DC oﬀset rejection capability to grid synchronization algorithms.

In the case of low-pass ﬁltering [27,43], the tuning parameter is the
ﬁlter cut-oﬀ frequency. Cut-oﬀ frequency needs to be selected as lower
than the nominal frequency of the grid. Low cut-oﬀ frequency increase
the convergence time and decrease the disturbance sensitivity. As such
cut-oﬀ frequency needs to be selected as trade-oﬀ between the transient
performance and sensitivity to disturbance. Additional integrator-based
DC oﬀset estimation [50] technique considers the DC oﬀset as an additional state. This approach is commonly used in state-space ﬁltering
techniques as well e.g. Kalman ﬁlter. This approach also requires an
additional tuning parameter that controls the convergence of the DC
oﬀset estimation error. If this approach is used in conjunction with
other notch ﬁlter (e.g. SOGI), then the DC oﬀset estimation gain needs
to be signiﬁcantly smaller than that of the notch ﬁlter gain. In the literature, the DC oﬀset estimation tuning parameter is selected as approximately one-ﬁfth or smaller than the notch ﬁlter gain. In the presence of additional integrator, obtaining an accurate small-signal model
for the gain tuning of the closed-loop system (including proportional
integral controller of the PLL) can be diﬃcult.
To overcome the limitation of the simple DC oﬀset rejection techniques, a novel approach is considered in this work. In the proposed
approach, no low-pass ﬁltering or additional integrator-based DC oﬀset
estimation are involved. Instead of considering the DC oﬀset as an
additional state, the orthogonal signal is considered as an additional
state. This eliminates the need of any additional tuning gain similar to
[50,52,53] or low-pass ﬁltering similar to [27,43]. Once the orthogonal
signal is generated, then the frequency can be estimated using any
standard approach available in the literature. Tuning gain or low-pass
ﬁltering free orthogonal signal generation can be considered as a signiﬁcant improvement over the existing literature.
The main contribution of this paper is the novel computationally
simple DC oﬀset rejection technique. The proposed technique does not
require any gain tuning unlike [50,52,53]. It is also free from any ﬁltering unlike [27,43]. The proposed technique has 1 gain to tune
whereas PLL-based techniques have 4 and FLL-based techniques have 3
parameters to tune. This is an important advantage of the proposed
technique over the existing literature.
The rest of this paper is organized as follows: Section 2 describes the
development of the proposed technique. This Section also includes a
short summary of two existing DC oﬀset rejection techniques. Extension
of the proposed technique to three-phase system is given in Section 3.
Experimental results are discussed in Section 4. Finally, Section 5
concludes this paper.

2.1. Review of two existing methods
2.1.1. Low-pass ﬁltering-based DC oﬀset rejection
Many single-phase PLL techniques rely on the idea of synchronous
reference frame - PLL (SRF-PLL) [54]. However, SRF-PLL uses Park
transformation that requires two signals that are orthogonal. Singlephase system has only one measured signal. To overcome this limitation, single-phase PLL employs orthogonal signal generator (cf. Fig. 1).
However, in the presence of DC oﬀset, traditional orthogonal signal
generators (OSG) can not accurately generate the orthogonal signal
resulting in estimation ripple in the estimated instantaneous phase and
frequency. To overcome the eﬀect of DC oﬀset in second-order generalized integrator (SOGI)-type OSG, low-pass ﬁltering (LPF) is ﬁrst
reported in Ciobotaru et al. [43]. Later on, some other modiﬁcations of
this technique are also proposed in the literature e.g. [27]. Two demonstrate the working principle of this technique, let us consider the
grid voltage signal y = y0 + A sin(θ) and its orthogonal signal
y ⊥ = −A cos(θ) . To estimate y ⊥ from y, SOGI takes the following form:

⎛
⎞
x˙2 = −x1 ω + k ⎜
y − x2 ⎟ ω
⎝ ε ⎠

(2b)

and y and ks > 0 is the ﬁlter
where x1 and x2 are the estimates of
gain. When y0 = 0, x1 and x2 asymptotically estimates y ⊥ and y as the
feedback error term ε will converge to zero. However, in the presence of
y0, although x2 will be able to estimate y, however, x1will not be able to
estimate exactly y ⊥ . It will estimate y ⊥ with some oﬀset. In the presence
of y0, the solution of x1 can be written as:

y⊥

x1 = ω

∫0

t

x2 (τ ) dτ

y^ (τ )
⏟

= − A cos(θ) + ω

∫0

t

A^ 0 (τ ) dτ

(3)

y⊥

with some oﬀset. A simple lowEq. (3) shows that x1 is estimating
pass ﬁlter can be used to eliminate the oﬀset term from Eq. (3). The
block diagram of the LPF-based DC oﬀset rejection technique applied to
SOGI ﬁlter is given in Fig. 2. The transfer function of the ﬁlter can be
chosen as LPF(s ) = ωc /(s + ωc ), where ωc is the cut-oﬀ frequency.
Transfer functions of the estimated signals in this case are given
below:

2. Simple DC oﬀset rejection technique development
A single-phase grid voltage signal with DC oﬀset can be written as:

⎛
⎞
y = y0 + A sin ⎜ ωt + ϕ ⎟

 
⎝ θ ⎠

(2a)

x˙1 = x2 ω

(1)

where y0, A, ω, ϕ, and θ are the DC oﬀset, amplitude, angular frequency, initial phase-angle, and the instantaneous phase, respectively.
In grid synchronization application, the problem is to estimate the
unknown angular frequency ω and the instantaneous phase θ from the
measured grid voltage signal y. The unknown frequency is typically
modeled as ω = ωn + Δω, where ωn is the nominal frequency (typically
ωn = 100π or 120π) and Δω is the deviation from the nominal frequency. When the grid voltage signal does not contain any DC oﬀset,

x2
kωs
(s ) = 2
y
s + kωs + ω2

(4a)

x1★
−kωc s 2 + kω2s
(s ) = 3
y
s + (kω + ωc ) s 2 + (ω2 + kωωc ) s + ω2ωc

(4b)

The gain of the transfer function (4b) is zero at s = 0 (i.e. the frequency of the oﬀset term). As such the LPF can completely eliminate the
DC oﬀset at x1★. However, in addition to the ﬁlter gain k, this technique
introduces one more gain to tune which is the ﬁlter cut-oﬀ frequency.
2
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Fig. 2. Low-pass ﬁlter-based DC oﬀset rejection technique [43].

x˙1 = x2 ω

(5a)

good transient performance. Moreover, when this ﬁlter will be used
inside single-phase SRF-PLL (Fig. 1), tuning the closed-loop system
(including PI controller gains) can be very complicated. In order to
introduce a systematic gain-tuning procedure, ﬁrst a small-signal model
of the PLL system needs to be developed. To do this, time-domain solutions of the state variables x1 and x2 are to be obtained from eq. (6a)
and (6b). However, by substituting the value of y(s) in these equations,
one get a ﬁfth-order denominator polynomial. Obtaining the inverse
Laplace solution of such a high-order polynomial is not straightforward.
This limits the development of systematic design procedure. Moreover,
tuning k and k0 are also not straightforward.

x˙2 = −x1 ω + k (y − x2 − x3) ω

(5b)

2.2. Proposed technique

x˙ 3 = kdc (y − x2 − x3) ω

(5c)

The proposed technique uses state-space method. To develop the
estimator, let us consider the state variables as, x1 = −A cos(θ),
x2 = y0 + A sin(θ) and x3 = A sin(θ) . Then the following estimator can
be designed to generate orthogonal signal:

The cut-oﬀ frequency signiﬁcantly aﬀect the performance of this technique. Moreover, this technique can be prone to error due to high frequency harmonics.
2.1.2. Extended state-based DC oﬀset rejection
This technique was ﬁrst reported in Karimi-Ghartemani et al. [50].
In this case, the DC oﬀset is considered as an additional state. To demonstrate the working principle of this technique, let us consider the
state variables as x1 = −A cos(θ), x2 = A sin(θ), and x3 = y0 . The following SOGI ﬁlter can be considered to estimate the orthogonal signal:

where k is SOGI gain and kdc is the DC oﬀset estimation gain. Block
diagram of this technique is given in Fig. 3.
The transfer functions in this case are given below:

x1
kω2s
(s ) = 3
y
s + (k + kdc ) ωs 2 + ω2s + kdc ω3

(6a)

x2
kωs 2
(s ) = 3
y
s + (k + kdc ) ωs 2 + ω2s + kdc ω3

(6b)

x3
kω (s 2 + ω2)
(s ) = 3
y
s + (k + kdc ) ωs 2 + ω2s + kdc ω3

(6c)

x˙1 = x2 ω − (y − x3) ω

(7a)

x˙2 = −x1 ω + k (y − x2) ω

(7b)

x˙ 3 = −x1 ω

(7c)

where k > 0 is the tuning gain. Block diagram of the proposed orthogonal signal generator is given in Fig. 4.
Unlike the reviewed techniques in Section 2.1, proposed technique
has only one gain to tune. Its transfer functions are given below:

From the transfer functions (6a) and (6b), one can see that both acts
as a band-pass ﬁlter and x1 introduces 90∘ phase-shift i.e. generates
orthogonal signal. Similar to LPF-based technique, this technique has
also one additional gain to tune w.r.t. standard SOGI ﬁlter. It is suggested in the literature that the gain k0 should be chosen signiﬁcantly
smaller than k to obtain a trade-oﬀ between fast dynamic response and

x1
−ωs 2
(s ) = 3
y
s + kωs 2 + 2ω2s + kω3

(8a)

x2
kωs 2 + ω2s + kω3
(s ) = 3
y
s + kωs 2 + 2ω2s + kω3

(8b)

Fig. 3. Extended state-based DC oﬀset rejection technique [43].
3
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Fig. 4. Proposed DC rejection capable orthogonal signal generator.

Fig. 5. Block diagram of the proposed technique for a single-phase system.

x3
ω2s
(s ) = 3
y
s + kωs 2 + 2ω2s + kω3

x n1 =
(8c)

From the transfer functions (8a) and (8c), it can be seen that they
act as a band-pass ﬁlter and generates the orthogonal signal without
any additional gain or low-pass ﬁltering. As such, the proposed technique can be considered as a signiﬁcantly simpler approach than similar
other techniques reported in the literature.

x n3 =

x1
x12 + x 32

x3
x12 + x 32

= −cos(ωt + ϕ)
(9a)

= sin(ωt + ϕ)
(9b)

By calculating the time-derivative of the normalized signals given in
Eq. (9), the following signals can be obtained:

2.2.1. Frequency estimation
The proposed technique requires the angular frequency of the grid
voltage signal which is unknown in practice. To estimate that unknown
frequency, a PLL or FLL can be connected to the proposed OSG as
shown in Fig. 1. However, this will require the tuning of the PLL gains
or the FLL gain. This necessitates the development of a small-signal
model of the closed-loop system. To overcome this issue, derivativebased frequency estimation technique can be used. This type of approach is often used in various variants of open-loop grid synchronization technique e.g. [37,38]. This approach will be considered here as
well. State variables x1 and x3 can be directly used in estimating the
frequency. However, this will make the convergence slower in the
presence of voltage sag. This can be avoided by using normalization.
Normalization will give two signals with unitary amplitude. The normalization process can be written as:

x˙ n1 = ω sin(ωt + ϕ)

(10a)

x˙ n3 = ω cos(ωt + ϕ)

(10b)

Then the unknown frequency ω can be obtained by using the following formula:

ω2 = x n21 + x n23

(11)

The frequency obtained through direct derivative estimation may show
some ﬂuctuations. A lead-lag smoother can be used to reduce the
ﬂuctuation. The following lead-lag ﬁlter is recommended in Safa et al.
[38]:

LL (s ) =

1 + 5 × 10−3s
1 + 20 × 10−3s

(12)

Lead-lag ﬁlter (12) can be used if ﬂuctuation reduction is required. An
overview of the proposed grid synchronization scheme is given in
4
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Fig. 6. Block diagram of the proposed technique for a three-phase system.

Fig. 5.

Vα+ =

3. Extension to three-phase case

θ−

θ+

+
Vnα
=

(13a)

2π
2π
) + V −sin(θ− +
)
3
3

(13b)

2π
2π
Vc = Vc0 + V +sin(θ+ +
) + V −sin(θ− −
)
3
3

(13c)

Vb = Vb0 + V +sin(θ+ −

2

, V β+ = −

x1α + x3β
2

(17)

Once the positive sequence components are obtained, the unknown
frequency ω can be calculated using the same approach as described in
Section 2.2.1. For this purpose, normalized signals need to be computed
and are given below:

The proposed technique as developed in Section 2.2 can be easily
applied to a three-phase system. For this purpose, let us consider the
following unbalanced three-phase grid voltage signals with DC oﬀset:

Va = Va0 + V +sin( ωt + ϕ+ ) + V −sin( ωt + ϕ− )



x3α − x1β

+
Vnβ
=

Vα+
Vα+

+ V β+

V β+
Vα+ + V β+

= sin(ωt + ϕ+)
(18a)

= cos(ωt + ϕ+)
(18b)

Then the time-derivative of the normalized signals can be computed
as:

where V + and V − are the positive and negative sequence amplitudes, ϕ+
and ϕ− are the positive and negative sequence initial phase-angles, and
Va0, Vb0, Vc0 are the DC oﬀsets in phase a, b, and c, respectively. By
applying the Clarke transformation [55], three-phase grid voltages as
given in Eq. (13) can be reduced to the following two signals:

+
V˙ nα=ω cos(ωt + ϕ+)

(19a)

+
V˙ nβ=−ω sin(ωt

(19b)

1 −1 −1 ⎤ ⎡Va ⎤
2
2
⎡Vα ⎤ = 2 ⎡
⎢
⎥ ⎢Vb ⎥
⎢Vβ ⎥
3 ⎢0 3 − 3 ⎥ ⎢ ⎥
⎣ ⎦
2
2 ⎦ ⎣ Vc ⎦
⎣




ω2 = (V˙ nα ) + (V˙ nβ )

Finally, the unknown frequency can be computed as:
+ 2

Vα = Vα 0 +  + 
+

−

(15a)

Vα

To verify the eﬀectiveness of the proposed technique, in this Section
experimental studies are considered. As a comparative technique, an
improved extended SOGI PLL (as described in Section 2.1.2) [52,53] is
considered. Improved SOGI-PLL (ISOGI-PLL) parameters are chosen as:
k = 2 , kdc = 0.22, kp = 4/ ts, and ki = kp2/4ζ 2 where ts = 60msec. and
the damping ratio ζ = 1/ 2 . The parameter of the proposed technique
is selected as the same as improved SOGI-PLL i.e. k = 2 . Both techniques are implemented in Matlab/Simulink with a sampling frequency
of 10kHz and Trapezoidal method has been selected as the discretization technique for the continuous integrators.

−) − V +cos(θ+)
Vβ = Vβ 0 + 
V −
cos(
θ


−

Vβ

+

(15b)

Vβ

1
(2Va0
3

(20)

4. Results and discussions

V −sin(θ−)

Vα

+ 2

An overview of the proposed technique for the three-phase case is given
in Fig. 6.

(14)

Tαβ

V +sin(θ+)

+ ϕ+)

1
3

− Vb0 − Vc 0) and Vβ 0 =
(Vb0 − Vc 0) . In the case of
where Vα 0 =
unbalanced three-phase voltages, the objective is to estimate the positive sequence components (PSC) i.e. Vα+ and V β+. The proposed technique can be used to extract the PSC from the unbalanced three-phase
voltages. By passing Vα and Vβ individually through the proposed orthogonal signal generator, the following signals can be obtained:

x1α = −V +cos(θ+) − V −cos(θ−)

(16a)

x3α = V +sin(θ+) + V −sin(θ−)

(16b)

x1β = V −sin(θ−) − V +sin(θ+)

(16c)

x3β = V −cos(θ−) − V +cos(θ+)

(16d)

4.1. Hardware-in-the loop experimental study
This section presents dSPACE 1104 board-based Hardware-in-theloop (HIL) experimental study.
4.1.1. Single-phase grid voltage
To test the performance of the proposed technique, four challenging

From the signals obtained by Eq. (16), the PSC can be calculated as:
5
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Fig. 8. HIL experimental results for test case SP2: + 0.15 p.u. DC oﬀset jump.

Fig. 7. HIL experimental results for Test SP1: + 2 Hz frequency jump.

test scenarios are considered in the single-phase case. The considered
test-cases are:

• SP1: + 2 Hz frequency jump
• SP2: + 0.15 p.u. DC oﬀset jump
• SP3: + 45 phase jump
• SP4: − 0.4 p.u. voltage sag
∘

Fig. 7 shows the grid voltage signal, estimated frequencies, and the
phase estimation errors for test case SP1. Results show that both techniques reacted very fast to the change in grid frequency. By considering
a steady-state band of ± 0.1 Hz, the proposed technique converged in
≈ 1.5 cycles while the ISOGI-PLL took ≈ 3 cycles. The proposed
technique demonstrated insigniﬁcant peak overshoot, however, the
same can not be said for ISOGI-PLL. ISOGI-PLLs convergence time can
be reduced by selecting a lower settling time for the PI controller
tuning. However, this will deteriorate the transient performance. Fast
convergence of the frequency generally implies fast convergence for the
instantaneous phase estimation error. This is clearly demonstrated in
Fig. 7. The phase estimation error for the proposed technique converged
in ≈ 1.5 cycles with peak overshoot of 6.2∘ while ISOGI-PLLs peak
overshoot is 1.5 times of the proposed technique.
The next test considers DC oﬀset. In this case, a DC oﬀset of
+ 0.15 p.u. is suddenly added to the grid voltage signal. Fig. 8 shows the
grid voltage signal, estimated frequencies, and the phase estimation
errors for the case SP2. Both techniques quickly detected the change in
DC oﬀset value and reacted accordingly. The frequency estimated by
the proposed technique converged in ≈ 1.25 cycles with a peak
overshoot of 0.48 Hz while ISOGI-PLL converged in ≈ 2.5 cycles with a
peak overshoot of 1.4 Hz. This implies that the proposed technique
converged two times faster with 67% less peak overshoot in frequency.
The proposed techniques peak overshoot is 1.88∘ while for ISOGI-PLL
the peak overshoot is 2.8∘ which is ≈ 1.5 times more than the proposed
technique.
Due to fault in the grid, the phase-angle may experience sudden
jump. This situation is considered in test case SP3 where the grid voltage’s phase-angle suddenly experienced + 45 ∘ jump. Fig. 9 shows the
grid voltage signal, estimated frequencies, and the phase estimation
errors for test case SP3. The frequency estimated by the proposed
technique converged in ≈ 3 cycles with a peak overshoot of 7.5 Hz
while ISOGI-PLL took ≈ 5 cycles with a peak overshoot of 8.8 Hz.
Phase estimation errors convergence times are similar to frequency
estimation case. Experimental results as shown in Fig. 9 demonstrate

Fig. 9. HIL experimental results for test case SP3: + 45 ∘ phase jump.

the suitability of the proposed technique over ISOGI-PLL.
The ﬁnal test case considers voltage sag. Fig. 10 shows the grid
voltage signal, estimated frequencies, and the phase estimation errors
for test case SP4. Experimental results show that both techniques have
similar peak overshoot in the frequency estimation case, however, the
proposed technique converged faster. In the case of phase estimation
error, both techniques have similar performances. It is to be noted here
that the proposed technique has only one parameter to tune while
ISOGI-PLL has two parameters to tune in the ISOGI part.
All the experimental results shown in this Section demonstrate the
eﬀectiveness and suitability of the proposed technique. The proposed
technique either performed better or similar to ISOGI-PLL despite
having only one parameter to tune.
4.1.2. Three-phase grid voltages
In this Section, the performance of the proposed technique will be
considered for a three-phase system. For this purpose, the following test
cases are considered:

• TP1: − 2 Hz frequency jump
• TP2: − 0.1 p.u. DC oﬀset in phase b and c.
6
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Fig. 10. HIL experimental results for test case SP4: − 0.4 p.u. voltage sag.

Fig. 12. HIL experimental results for test case TP2: − 0.1 p.u. DC oﬀset jump in
phase b and c.

• TP3: Balanced to unbalanced step test
• TP4: Harmonics step test

≈ 1.25 cycle with a peak overshoot of 0.4 Hz. Since the estimated
frequencies did not deviate much from the actual frequency, the phase
estimation error also did not deviate much from the actual value. The
proposed technique showed a peak overshoot of 0.4∘ while the peak
overshoot of ISOGI-PLL is ≈ 1.5 times higher at ≈ 0.62∘.
Unbalanced three-phase voltages are not that uncommon in power
grid. As such any grid synchronization algorithm should be able to
handle unbalanced voltages in three-phase system. Test case TP3 considers unbalanced voltages. Initially, the grid voltages had only positive
sequence component V + = 1∠0 ∘. Suddenly, after the fault, negative sequence voltages are introduced in the grid. The post-fault grid voltages
are comprised of positive sequence 0.65∠60∘ and negative sequence
0.35∠ − 40 ∘. In addition, the frequency also jumped − 2 Hz . Fig. 13
shows the grid voltage signal, estimated frequencies, and the phase
estimation errors for test case TP3. Experimental results show that both

Fig. 11 shows the grid voltage signal, estimated frequencies, and the
phase estimation errors for the test case TP1. Results show that the
frequency estimated by the proposed technique converged in ≈ 1.5
cycles with negligible overshoot. However, ISOGI-PLL took more than
≈ 3 cycles with ≈ 0.75 Hz overshoot. As the proposed technique
converged signiﬁcantly faster than ISOGI-PLL, the phase estimation
error by the proposed technique also converged signiﬁcantly faster with
lower peak overshoot w.r.t. ISOGI-PLL. As a result, it can be said that
the proposed technique is not only easy to tune but also has fast convergence.
DC oﬀset may not be avoided in many cases. The next test case
considers sudden addition of DC oﬀset to phase b and c while phase a
remains unaﬀected. Fig. 12 shows the grid voltage signal, estimated
frequencies, and the phase estimation errors for test case TP2. The
frequency estimated by the proposed technique permanently entered
within the band ± 0.1 Hz within just 4msec. with a peak overshoot of
only 0.14 Hz. The frequency estimated by the ISOGI-PLL converged in

Fig. 13. HIL experimental results for test case TP3: Balanced to unbalanced
voltages step test.

Fig. 11. HIL experimental results for test case TP1: − 2 Hz frequency jump.
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Table 1
Details of the distorted grid voltages used in test case TP4.
Component

Magnitude (p.u.)

Phase

Positive sequence (50 Hz)
Negative sequence (50 Hz)
3rd harmonics
5th harmonics
7th harmonics
11th harmonics
Subharmonic (30 Hz)
Interharmonic (160 Hz)

0.711
0.232
0.15
0.18
0.17
0.08
0.07
0.06

5∘
50.1∘
40∘
40∘
180∘
180∘
0∘
− 45 ∘

techniques quickly detected the unbalanced voltages and the change in
frequency. The frequency estimated by the proposed technique converged in ≈ 3 cycles while it is ≈ 5 cycles for ISOGI-PLL. Moreover,
the peak frequency overshoot is also two times more for the ISOGI-PLL.
These results show the eﬀectiveness of the proposed technique in the
case of unbalanced step test.
Harmonics is another important factor that may be unavoidable in
some cases. Test case TP4 considers distorted grid voltages. Considered
harmonics voltages are given in Table 1. In addition, frequency jump of
+ 2 Hz is considered as well. Fig. 14 shows the grid voltage signal,
estimated frequencies, and the phase estimation errors for test case
TP4.Experimental results show that both techniques have similar convergence time for frequency estimation, however, the proposed technique has lower peak overshoot. The phase estimation error convergence time is also very similar for the comparative techniques,
however, the peak overshoot is 7.3∘ for the proposed technique while it
is 12.5∘ for ISOGI-PLL. This shows the performance improvement by the
proposed technique in terms of peak overshoot.
All the experimental results presented in this Section show that similar to the single-phase case, proposed technique either performed
better or similar to ISOGI-PLL in the three-phase case. This demonstrates the suitability and eﬀectiveness of the proposed technique.

Fig. 15. Considered experimental setup - (a) Block diagram of the experimental
setup and (b) Experimental platform.

synchronous generator. Voltage at the load side is measured by a LEM
LV25-P sensor. The experimental data of the grid voltage is processed
by using a Texas Instruments TMS320F28335 digital signal processor.
The sampling frequency is set to 10 kHz. The studied techniques are
implemented in Simulink and embedded into the DSP by using Matlab2017b/Simulink and C2000 Code Generation Tools v6.0.0 software.
The results are observed in a digital storage oscilloscope (Rigol
DS1054Z) connected to Digital to Analog Converter (DAC) module.
In the ﬁrst test, sudden change of − 2 Hz in frequency is considered.
Experimental results in this case are given in Fig. 16(a). They show that
the proposed technique converged rapidly within 50 ms whereas ISOGIPLL took 80msec. Moreover, ISOGI-PLL has signiﬁcant peak overshoot
compared to the proposed technique. It should be noted that the proposed technique is showing second-order response with peak overshoot.
This was not the case in HIL experimental study. This is because the
frequency change happened together with phase change as shown in
the grid voltage signal of Fig. 16(a).
In the second test, harmonics robustness of the two techniques are
considered. In this test, the grid voltage is suddenly corrupted with
harmonics. Experimental results in this case are given in Fig. 16(b).
They show that both techniques have similar performance in presence
of harmonics. It is to be noted here that the proposed technique has 1
parameter to tune while ISOGI-PLL has 4.

4.2. Experimental study
The experimental setup used in this work is given in Fig. 15. To
emulate the adverse grid voltage signal, a DC motor is coupled to the

5. Conclusions
This paper was dedicated to unknown grid frequency estimation in
the presence of DC oﬀset. A low-pass ﬁltering or additional tuning
parameter free simple technique was proposed for this purpose. The
proposed technique has simple structure and overcome the tuning
limitation of similar other techniques available in the literature. It is
easy-to-implement and suitable for both single and three-phase grid
voltages. Comparative experimental results demonstrated that the
proposed technique performs either better or similar to another state-

Fig. 14. HIL experimental results for test case TP4: Harmonics step test.
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Fig. 16. Experimental test results using the setup in Fig. 15: (a) Frequency step test and (b) Distorted grid voltage test.

of-the-art technique without any additional tuning gain. This clearly
demonstrates the suitability of the proposed technique.
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